



## DIGITAL SYSTEM DESIGN (EC303PC)

# MOOCS SWAYAM NPTEL COURSE AS DIGITAL CIRCUITS

## COURSE PLANNER

### I. COURSE OVERVIEW:

The course will make them learn the basic theory of switching circuits and their applications in detail. Starting from a problem statement they will learn to design circuits of logic gates that have a specified relationship between signals at the input and output terminals. They will be able to design combinational and sequential circuits. They will learn to design counters, adders, sequence detectors. This course provides a platform for advanced courses like Computer architecture, Microprocessors & Microcontrollers and VLSI design. Greater Emphasis is placed on the use of programmable logic devices and State machines.

### II. PREREQUISITS:

1. The Pre-requisites for this Course is basic Boolean algebra for Digital Electronic Circuits.

### III. COURSE OBJECTIVES:

1.	To understand common forms of number representation in logic circuits
2.	To learn basic techniques for the design of digital circuits and fundamental concepts used in the design of digital systems.
3.	To understand the concepts of combinational logic circuits and sequential circuits.
4.	To understand the Realization of Logic Gates Using Diodes & Transistors.

### IV. COURSE OUTCOMES:

S.No.	Description	Bloom's Taxonomy Level
1.	<b>Understand</b> the numerical information in different forms and Boolean Algebra theorems.	Understand(Level2)
2.	<b>Understand</b> Postulates of Boolean algebra and to minimize combinational functions.	Understand(Level2)
3.	<b>Design</b> and <b>Analyze</b> combinational and sequential circuits.	Understand(Level2)

4.	<b>Know</b> about the logic families and realization of logic gates.	Knowledge, Understand (Level1, Level2)
----	--	--

## V. HOW PROGRAM OUTCOMES ARE ASSESSED:

Program Outcomes (PO)		Leve 1	Proficiency assessed by
PO1	Engineering knowledge: Apply the knowledge of mathematics, science, engineering fundamentals, and an engineering specialization to the solution of complex engineering problems related to Electronics & Communication and Engineering.	2	Lectures, Assignments, Exercises
PO2	Problem analysis: Identify, formulate, review research literature, and analyze complex engineering problems related to Electronics & Communication Engineering and reaching substantiated conclusions using first principles of mathematics, natural sciences, and engineering sciences.	2	Hands on Practice Sessions
PO3	Design/development of solutions: Design solutions for complex engineering problems related to Electronics & Communication Engineering and design system components or processes that meet the specified needs with appropriate consideration for the public health and safety, and the cultural, societal, and environmental considerations.	3	Design Exercises, Projects
PO4	Conduct investigations of complex problems: Use research-based knowledge and research methods including design of experiments, analysis and interpretation of data, and synthesis of the information to provide valid conclusions.	1	Lab sessions, Exams
PO5	Modern tool usage: Create, select, and apply appropriate techniques, resources, and modern engineering and IT tools including prediction and modeling to complex engineering activities with an understanding of the limitations.	1	Design Exercises, Oral discussions
PO6	The engineer and society: Apply reasoning informed by the contextual knowledge to assess societal, health, safety, legal and cultural issues and the consequent responsibilities relevant to the Electronics & Communication Engineering professional engineering practice.	-	-

Program Outcomes (PO)		Level	Proficiency assessed by
PO7	Environment and sustainability: Understand the impact of the Electronics & Communication Engineering professional engineering solutions in societal and environmental contexts, and demonstrate the knowledge of, and need for sustainable development.	-	-
PO8	Ethics: Apply ethical principles and commit to professional ethics and responsibilities and norms of the engineering practice.	-	-
PO9	Individual and team work: Function effectively as an individual, and as a member or leader in diverse teams, and in multidisciplinary settings.	3	Seminars Discussions
PO10	Communication: Communicate effectively on complex engineering activities with the engineering community and with society at large, such as, being able to comprehend and write effective reports and design documentation, make effective presentations, and give and receive clear instructions.	-	-
PO11	Project management and finance: Demonstrate knowledge and understanding of the engineering and management principles and apply these to one's own work, as a member and leader in a team, to manage projects and in multidisciplinary environments.	-	-
PO12	Life-long learning: Recognize the need for, and have the preparation and ability to engage in independent and life-long learning in the broadest context of technological change.	2	Development of Mini Projects

1: Slight (Low) 2: Moderate (Medium) 3: Substantial (High) - : None

#### **VI. HOW PROGRAM SPECIFIC OUTCOMES ARE ASSESSED:**

Program Specific Outcomes		Level	Proficiency assessed by
PSO 1	Professional Skills: An ability to understand the basic concepts in Electronics & Communication Engineering and to apply them to various areas, like Electronics, Communications, Signal processing, VLSI, Embedded systems etc., in the design and implementation of complex systems.	3	Lectures and Assignments
PSO 2	Problem-Solving Skills: An ability to solve complex Electronics and communication Engineering problems, using latest	2	Tutorials

	hardware and software tools, along with analytical skills to arrive cost effective and appropriate solutions.		
PSO 3	Successful Career and Entrepreneurship: An understanding of social-awareness & environmental-wisdom along with ethical responsibility to have a successful career and to sustain passion and zeal for real-world applications using optimal resources as an Entrepreneur.	3	Seminars and Projects

1: Slight (Low) 2: Moderate (Medium) 3: Substantial (High) - : None

## VII. SYLLABUS:

### Course syllabus: (JNTU)

**UNIT - I: Number Systems:** Number systems, Complements of Numbers, Codes- Weighted and Non-weighted codes and its Properties, Parity check code and Hamming code.

**Boolean Algebra:** Basic Theorems and Properties, Switching Functions- Canonical and Standard Form, Algebraic Simplification, Digital Logic Gates, EX-OR gates, Universal Gates, Multilevel NAND/NOR realizations.

**UNIT - II: Minimization of Boolean functions:** Karnaugh Map Method - Up to five Variables, Don't Care Map Entries, Tabular Method, **Combinational Logic Circuits:** Adders, Subtractors, Comparators, Multiplexers, Demultiplexers, Encoders, Decoders and Code converters, Hazards and Hazard Free Relations.

**UNIT - III: Sequential Circuits Fundamentals:** Basic Architectural Distinctions between Combinational and Sequential circuits, SR Latch, Flip Flops: SR, JK, JK Master Slave, D and T Type Flip Flops, Excitation Table of all Flip Flops, Timing and Triggering Consideration, Conversion from one type of Flip-Flop to another.

**Registers and Counters:** Shift Registers – Left, Right and Bidirectional Shift Registers, Applications of Shift Registers - Design and Operation of Ring and Twisted Ring Counter, Operation of Asynchronous and Synchronous Counters.

**UNIT - IV : Sequential Machines:** Finite State Machines, Synthesis of Synchronous Sequential Circuits- Serial Binary Adder, Sequence Detector, Parity-bit Generator, Synchronous Modulo N –Counters. Finite state machine-capabilities and limitations, Mealy and Moore models.

**UNIT - V: Realization of Logic Gates Using Diodes & Transistors:** AND, OR and NOT Gates using Diodes and Transistors, DCTL, RTL, DTL, TTL, CML and CMOS Logic Families and its Comparison, Classification of Integrated circuits, comparison of various logic families, standard TTL NAND Gate Analysis & characteristics, TTL open collector O/Ps, Tristate TTL, MOS & CMOS open drain and tristate outputs, CMOS transmission gate, IC interfacing- TTL driving CMOS & CMOS driving TTL.



















## X. QUESTION BANK (JNTUH) :

### UNIT - I

#### Long Answer Questions:

S.No.	Question	Blooms Taxonomy Level	Course Outcome
1.	Write the steps involved in unsigned binary subtraction using complements with examples.	Remember	1
2.	a) Perform the subtraction with the following unsigned binary numbers by taking the 2's complement of the subtrahend: i. 100-110000 ii. 11010-1101  (b) Construct a table for 4321 weighted code and write 9154 using this code.	Apply	1
3.	Find $(3250-72532)_{10}$ using 10's complement.	Apply	1
4.	(a) Perform arithmetic operation indicated below. Follow signed bit notation  i. $001110 + 110010$ ii. $101011-100110$	Apply	1
5.	(a)Divide 01100100 by 00011001  (b)Given that $(292)_{10} = (1204)_b$ determine 'b'	Apply	1
6.	(a) What is the gray code equivalent of the Hex Number 3A7(b)Find the binary number code for the decimal numbers from 0 to 9(c) Find 9's complement $(25.639)_{10}$	Understand	1
7.	(a)Find $(72532-03250)$ using 9's complement.  (b) Show the weights of three different 4 bit self complementing codes whose only negative weight is -4 and write down number system from 0 to 9.	Apply	1
8.	Decimal system became popular because we have 10 fingers. A rich person on Earth has decided to distribute Rs. One lakh equally to the following persons from various planets. Find out the amount each one of them will get in their respective currencies:  A from planet VENUS possessing 8 fingers  B from planet MARS possessing 6 fingers	Apply	1



	i. Find the minterm expansion for the X,Y, Z  ii. Find the maxterm expansion for the Y and Z.		
2.	A combinational circuit has four inputs (A, B, C ,D), which represent a binary-coded-decimal digit. The circuit has two groups of four outputs- S,T, U, V (MSB digit) and W, X,Y,Z (LSB digit). Each group represents a BCD digit. The output digits represent a decimal number which is five times the input number. Write down the minimum expression for all the outputs.	Evaluate	2
3.	Simplify the following Boolean expressions using K-map and implement them using NOR gates:  (a) $F(A, B, C, D) = AB'C' + AC + A'CD'$  (b) $F(W, X, Y, Z) = W'X'Y'Z' + WXY'Z' + W'X'YZ + WXYZ$	Analyze	2
4.	Design BCD to Gray code converter and realize using logic gates.	Analyze	2
5.	Design 2*4 decoder using NAND gates.	Analyze	2
6.	Reduce the following expression using K-map $(BA+A'B+AB')$	Apply	2
7.	Design a circuit with three inputs (A, B, C) and two outputs (X, Y) where the outputs are the binary count of the number of “ON” (HIGH) inputs	Analyze	2
8.	A certain 4 input gate called LEMON gate realizes the switching function LEMON (A,B,C,D) $= BC(A+D)$ . Assuming that the input variables are available in both primed and unprimed form:	Analyze	2
9.	Show a realization of the function $f(w,x,y,z) = \sum(0,1,6,9,10,11,14,15)$ with only 3 LEMON B gate and one OR gate.	Apply	2
10.	Design a circuit with four inputs and one output where the output is ! if the input is divisible by 3 or 7.	Analyze	2







	one input x, when x=0, the state of the circuit remains the same. When x=1, the circuit goes through the state transition from 00 to 11 to 11 to 10 back to 00 and repeats.		
4.	Design a Modulo 12 up Synchronous counter using T flip flops and draw the circuit diagram	Create	3
5.	Design a decade counter.	Create	3
6.	Design a left shift and right shift for the following data  10110101	Create	3
7.	Design a serial binary adder using state diagram.	Create	3
8.	Design a parity bit generator using state diagram.	Create	3
9.	Design a sequence detector for sequence 1110.	Create	3
10.	Design a 4-bit asynchronous counter using FSM.	Create	3

### **Short Answer Questions:**

S.No.	Question	Blooms Taxonomy Level	Course Outcome
1.	What is state diagram? Give an example.	Understand	3
2.	Distinguish Synchronous and asynchronous counter.	Understand	3
3.	What are the approaches to the Design of Synchronous Sequential Finite State Machines	Understand	3
4.	Discuss about serial binary adder.	Understand	3
5.	Draw the state diagram of a sequence detector for sequence 1010.	Understand	3
6.	Discuss about parity bit generator.	Understand	3
7.	Design a mod-3 counter.	Create	3
8.	What are the advantages and disadvantages of asynchronous counters?	Understand	3
9.	What do you mean by terminal count?	Understand	3





a)10000010 b) 00011111 c) 10011101 d) 11100001

4. The value of binary 1111 is [ ]

a)  $2^3$ -1 b)  $2^4$ -1 c)  $2^4$  d) none of these

5. The minimum number of bits required to represent negative numbers in the range of -1 to -11 using 2's complement arithmetic is [ ]

(a) 2 (b) 3 (c) 4 (d) 5

6. The following code is not a BCD code. [ ]

a) Gray code (b) Xs-3 code (c) 8421 code (d) All of these

7. A 15-bit hamming code requires [ ]

(a) 4 parity bits (b) 5 parity bits (c) 15 parity bits (d) 7 parity bits

8. If  $f=5$ , the base (radix) of the number system is [ ]

a) 5 (b) 6 (c) 7 (d) 8

9. The hexadecimal number system is used in digital computers and digital systems to [ ]

(a) Perform arithmetic operations (b) Perform logic operations

(c) Perform arithmetic and logic operations (d) Input binary data into the sys

10. Determine the value of base  $x$  if:  $(211)_x = (152)_8$  [ ]

(a) 2 (b) 10 (c) 8 (d) 7

11. Determine the value of base  $x$ , if  $(193)_x = (623)_8$  [ ]

(a) 16 (b) 4 (c) 2 (d) 5

12. Which of the following are called Universal gates [ ]

(a) NAND, NOR (b) AND, OR (c) XOR XNOR (d) OR, XOR

13. Indicate which of the following logic gates can be used to realize all possible combinational logic functions. **GATE1989** [ ]

**(A)** OR gate      **(B)** NAND gates only    **(C)** EX-OR gate    **(D)** NOR & NAND gates

14. Boolean expression for the output of XNOR logic gate with inputs A and B is **GATE 1993** [ ]



26. In b's complement method, the carry is \_\_\_\_\_ and in(b-1)'s complement method the carry is \_\_\_\_\_
27. The MSB of a binary number has a weight of 512, the number consists of \_\_\_\_\_ bits.
28. \_\_\_\_\_ are codes which represent letters of the alphabets and decimal numbers as a sequence of 0s and 1s.

## UNIT-2

1. The short hand notation of min term  $m_6$  is [ ]  
 (a) (b) (c) ABC (d)
2. In Boolean algebra  $A+AB=$  \_\_\_\_\_
3. Boolean expression  $xy+yz+ =$  \_\_\_\_\_ on reduction.
4. The given expression  $Y=A+AB+ABC$  in SOP form is \_\_\_\_\_
5. In K-map each of the cell represents one of the \_\_\_\_\_ possible products [ ]  
 (a)  $2^n$  (b)  $2^{-n}$  (c)  $n^2$  (d) All the above
6. The minimum number of bits required to represent negative numbers in the range of -1 to -11 using 2's complement arithmetic is [ ]  
 (a) 2 (b) 3 (c) 4 (d) 5
7. The following code is not a BCD code. [ ]  
 a) Gray code (b) Xs-3 code (c) 8421 code (d) All of these
8. A 15-bit hamming code requires [ ]  
 (a) 4 parity bits (b) 5 parity bits (c) 15 parity bits (d) 7 parity bits
9. The logic expression  $(A+B)(+)$  can be implemented by giving the inputs A and B to a two-input [ ]  
 (a) NOR gate (b) NAND gate (c) X-OR gate (d) X-NOR gate
10. Which of the following Boolean algebraic expressions is incorrect? [ ]  
 (a)  $A+B=A+B$  (b)  $A+AB=B$  (c)  $(A+B)(A+C)=A+BC$  (d)  $(A+)(A+B)=A$
11. The hexadecimal number system is used in digital computers and digital systems to [ ]

- (a) Perform arithmetic operations (b) Perform logic operations  
 (c) Perform arithmetic and logic operations (d) Input binary data into the system.
12. The logic expression A+B can be implemented by giving inputs A and B to a two-input [ ]  
 (a) NOR gate (b) NAND gate (c) X-OR gate (d) X-NOR gate
13. A gate is enabled when its enable input is at logic 0. The gate is [ ]  
 (a) NOR (b) AND (c) NAND (d) None of these
14. The output of a logic gate is 1 , when all its inputs are at logic 0.The gate is either [ ]  
 (a) a NOR or an X-NOR (b) a NAND or an X-OR  
 (c) an OR or an X-NOR (d) an AND or an X-OR
15. In b's complement method, the carry is \_\_\_\_\_ and in(b-1)'s complement method the carry \_\_\_\_\_
16. The MSB of a binary number has a weight of 512,The number consists of \_\_\_\_\_
17. \_\_\_\_\_ are codes which represent letters of the alphabets and decimal numbers as a sequence of 0s and 1s.
18. The interconnection of gates to perform a variety of logical operations is called\_\_\_\_\_
19. The NOR gate can function as a NOT gate if \_\_\_\_\_
20. The implicants which will definitely occur in the final expression are called\_\_\_\_\_
21. The prime implicant mode of a bunch of 0s is called a \_\_\_\_\_
22. \_\_\_\_\_ is a process of converting familiar numbers or symbols into a coded format.
23. A decoder with 64 output lines has \_\_\_\_\_ select lines.
24. A decimal – to – BCD encoder is a \_\_\_\_\_ line to \_\_\_\_\_ line encoder.

### UNIT-3

1. The combinational circuits are \_\_\_\_\_ than sequential circuits [ ]  
 A) slower                  B) faster                  C) same speed                  D) None
2. In combinational circuits the o/p depends on \_\_\_\_\_ i/p [ ]  
 A) present              B) past                  C) A & B                  D) None

3. Full adder circuit adds \_\_\_\_\_ number of bits at a time [ ]  
**A) 5      B) 2      C) 5      D) 3**
4. Half adder circuit adds \_\_\_\_\_ number of bits at a time [ ]  
**A) 5      B) 2      C) 5      D) 3**
5. Serial binary adder is a \_\_\_\_\_ circuit [ ]  
**A) combinational      B) sequential      C) A or B      D) None**
6. A 4 bit parallel adder is designed using \_\_\_\_\_ number of full adders [ ]  
**A) 2      B) 4      C) 5      D) 3**
7. The logic expression for carry of half adder circuit is \_\_\_\_\_ [ ]  
**A)  $A'B$       B)  $AB$       C)  $AB'$       D) None**
8. The logic expression for sum of half adder circuit is \_\_\_\_\_ [ ]  
**A)  $A'B$       B)  $A \text{ xor } B$       C)  $AB'$       D) None**
9. In a half subtractor circuit borrow expression is \_\_\_\_\_ [ ]  
**A)  $A'B$       B)  $AB$       C)  $AB'$       D) None**
10. The logic expression for difference of half subtractor circuit is \_\_\_\_\_ [ ]  
**A)  $A \text{ xor } B \text{ xor } C$       B)  $B \text{ xor } C$       C)  $A \text{ xor } B$       D) None**
11. The logic expression for sum of full adder circuit is \_\_\_\_\_ [ ]  
**A)  $A'BC$       B)  $A \text{ xor } B \text{ xor } C$       C)  $B \text{ xor } C$       D) None**
12. The logic expression for carry of full adder circuit is \_\_\_\_\_ [ ]  
**A)  $ABC$       B)  $A \text{ xor } B \text{ xor } C$       C)  $B \text{ xor } C$       D) None**
13. In a full subtractor circuit difference expression is \_\_\_\_\_ [ ]  
**A)  $A \text{ xor } B \text{ xor } C$       B)  $B \text{ xor } C$       C)  $A \text{ xor } C$       D)  $B \text{ xor } C$**
14. In a full subtractor circuit borrow expression is \_\_\_\_\_ [ ]  
**A)  $A \text{ xor } B \text{ xor } C$       B)  $B \text{ xor } C$       C)  $A \text{ xor } C$       D) None**
15. The full adder circuit is implemented using \_\_\_\_\_ number of half adder circuits [ ]  
**A) 3      B) 1      C) 2      D) 4**
16. The full subtractor circuit is implemented using \_\_\_\_\_ number of half subtractor circuit [ ]  
**A) 3      B) 1      C) 2      D) 4**
17. Complement of a bit in adder - subtractor circuit is \_\_\_\_\_ [ ]  
**A) inverter      B) XOR      C) AND      D) None**
18. Carry look ahead adder reduces \_\_\_\_\_ [ ]  
**A) carry propagation time      B) carry generation time      C) sum generation time      D) None**

19. For an n-bit adder there are \_\_\_\_\_ gate levels for the carry to propagate from input to output [ ]  
**A) 3n      B) 4n      C) 2n      D) None**
20. In carry look ahead adder  $C_{i+1} = \underline{\hspace{2cm}}$  [ ]  
**A)  $G_i + P_i C_i$       B)  $G_i + P_{i+1} C_i$       C)  $G_{i+1} + P_i C_i$       D) None**
21. In magnitude comparison of A,B the output of a xor gate if they are equal is -----  
22. In magnitude comparison of A,B the output of a xnor gate if they are equal is -----  
23. In magnitude comparison of A,B the output of a xor gate if they are unequal is -----  
24. In magnitude comparison of A,B the output of a xnor gate if they are unequal is -----  
25. Minimum number of half adders required for 2 bit multiplier is -----  
26. If  $A=1010$  and  $B=0100$ . Then output of a 4 bit parallel adder is \_\_\_\_\_  
27. A decoder with n input provides \_\_\_\_\_ minterms at the output.  
28. A encoder has ----- number of inputs and ----- number of outputs  
29. The number of output lines in 1X4 demultiplexer is \_\_\_\_\_  
30. The number of AND gates required to implement 3 X 8 decoder along with 3 not gates is \_\_\_\_\_  
31. To implement full adder ----- size decoder is required  
32. A 4X16 decoder can be designed using \_\_\_\_\_ number of 3x8 decoders  
33. An octal to binary encoder is implemented using 3 \_\_\_\_\_ gates  
34. The number of select inputs in 32X1 multiplexer is \_\_\_\_\_  
35. The binary variable ( $A=B$ ) is equal to \_\_\_\_\_ only if all pairs of digits of the two numbers are equal  
  
36. In a 4X2 priority encoder with D3 with highest priority the output XY for input 1111 is \_\_\_\_\_  
37. The decimal adder is also known as \_\_\_\_\_ adder  
38. Multiplexer is also called as \_\_\_\_\_  
39. Demultiplexer is also called as \_\_\_\_\_  
40. The decimal adder is also known as \_\_\_\_\_ adder  
41. The number of 4X1 multiplexers required to design 16X1 multiplexer is \_\_\_\_\_  
42. A 2bit multiplier can design using minimum of \_\_\_\_\_  
43. A ripple counter's speed is limited by the propagation delay of -----  
  
44. To operate correctly, starting a ring counter requires -----
- UNIT-4**
1. The output Y of a 2-bit comparator is logic 1 whenever the 2 bit input A is greater than the 2 bit input B. The number of combinations for which the output is logic 1, is  
**A. 4      B. 6      C. 8      D. 10**
- GATE 2012** [ ]
2. A switch-tail ring counter is made by using a single D flip flop. The resulting circuit is a  
**GATE 1995** [ ]  
**A. SR flip flop    B. JK flip flop    C. D flip flop    D. T flip flop**
3. An SR latch is a  
**GATE 1995** [ ]  
**A. Combinational circuit    B. Synchronous sequential circuit**

- C. One bit memory element                      D. One clock delay element
4. The present output  $Q_n$  of an edge triggered JK flip-flop is logic '0'. If  $j = 1$ , then  $Q_{n+1}$  is  
**GATE 2005** [ ]  
A. Cannot be determined    B. Will be logic '0'  
C. Will be logic '1'    D. Will race around
5. A 4 bit modulo-16 ripple counter uses JK flip-flops. If the propagation delay of each flip-flop is 50 nsec, the maximum clock frequency that can be used is equal to \_\_\_\_\_.  
**GATE 1990** [ ]  
A. 20 MHz    B. 10 MHz    C. 5 MHz    D. 4 MHz
6. Synchronous counters are \_\_\_\_\_ than the ripple counters.**GATE1994** [ ]  
A. Slower    B. Faster    C. Moderate    D. None
7. A 4 bit ripple counter and a 4 bit synchronous counter are made using flip flops having a propagation delay of 10 ns each. If the worst case delay in the ripple counter and the synchronous counter be R and S respectively, then  
**GATE 2003** [ ]  
A.  $R = 10 \text{ ns}$ ,  $S = 40 \text{ ns}$     B.  $R = 40 \text{ ns}$ ,  $S = 10 \text{ ns}$   
C.  $R = 10 \text{ ns}$ ,  $S = 30 \text{ ns}$     D.  $R = 30 \text{ ns}$ ,  $S = 10 \text{ ns}$
8. In sequential Circuits, the output variable depends on \_\_\_\_\_ of the input variable. [ ]  
A. Present State    B. Past State    C. Both    D. None
9. The Serial adder is a \_\_\_\_\_ Circuit. [ ]  
A. Combinational    B. Sequential    C. Both    D. None
10. The outputs of any sequential circuit are always \_\_\_\_\_ to each other.  
A. Complementary    B. Independent    C. Pearson    D. None
11. In S-R latch, if  $S=R=1$ , the present state of the latch is. [ ]  
A. 1    B. 0    C. Undetermined    D. None
12. The D- latch sometimes called as \_\_\_\_\_ Latch. [ ]  
A. Flipflop    B. Buffer    C. TransparentD. None
13. \_\_\_\_\_ and \_\_\_\_\_ are building blocks of Sequential Circuits. [ ]  
A. Flipflop    B. Latches    C. Both    D. None
14. In \_\_\_\_\_ Triggering, the output of Flipflop responds to the input changes only when its enable input is Low. [ ]  
A. Negative Level    B. Positive Level    C. Edge    D. None
15. If  $S=0$ ,  $R=1$  and  $CP = 0$  to which  $Q_n = 0\backslash 1$ , the S-R Flipflop will be in \_\_\_\_ State. [ ]  
A. No change    B. 1    C. 0    D. Undetermined
16. The Basic building block of D- flipflop is \_\_\_\_\_ Flipflop. [ ]  
A. J-K    B. Master-Slave    C. S-R    D. None

17. The output  $Q_{n+1}$  is delayed by one clock period for an D- Flipflop to which it is called as \_\_\_\_\_ Flipflop. [ ]  
**A.** J-K                    **B.** Master-Slave            **C.** S-R                    **D.** Delay
18. For the Inputs  $J=0, K=0$ , the output Q will be in \_\_\_\_\_ state. [ ]  
**A.** Reset                **B.** Undertermined            **C.** Nochange            **D.** Delay
19. In JK flipflop, when  $J = K = 1$ , the output the Flipflop will be in \_\_\_\_\_ state. [ ]  
**A.** Reset                **B.** Undertermined            **C.** Toggling              **D.** Delay
20. \_\_\_\_\_ will not be an clock input of the Master-slave Flipflop. [ ]  
**A.** Edge Triggered    **B.** Level Triggered        **C.** Both                  **D.** None
21. The \_\_\_\_\_ Flipflop is a modification of JK Flipflop.  
22. If  $P = C = 0$ , the flipflop will be in \_\_\_\_\_ State.  
23. For Moore Sequential Circuit, the output depends on \_\_\_\_\_ State.  
24. The state reduction technique avoids \_\_\_\_\_ states.  
25. The Input and Output of a register can be controlled by connecting \_\_\_\_\_.  
26. The \_\_\_\_\_ are used to transfer and storage of data in the registers.  
27. The acronym of SIPO is \_\_\_\_\_.  
28. The \_\_\_\_\_ register has capability of both shifts and parallel load.  
29. The \_\_\_\_\_ counters are simple in construction for more no. of states.  
30. The Major limitation of Ripple counter is \_\_\_\_\_.

## UNIT-5

This set of Digital Electronics/Circuits Multiple Choice Questions & Answers (MCQs) focuses on "Diode-Transistor Logic (DTL)"

1. Diode-transistor logic (DTL) is the direct ancestor of \_\_\_\_\_  
 a) Register-transistor log b) Transistor-transistor logic  
 c) High threshold logic d) Emitter Coupled Logic
2. In DTL logic gating function is performed by \_\_\_\_\_  
 a) Diode b) Transistor c) Inductor d) Capacitor
3. In DTL amplifying function is performed by \_\_\_\_\_  
 a) Diode b) Transistor c) Inductor d) Capacitor
4. How many stages a DTL consist of?  
 a) 2 b) 3 c) 4 d) 5
5. The full form of CTDL is \_\_\_\_\_  
 a) Complemented transistor diode logic b) Complemented transistor direct logic  
 c) Complementary transistor diode logic d) Complementary transistor direct logic
6. The DTL propagation delay is relatively \_\_\_\_\_  
 a) Large b) Small c) Moderate d) Negligible
7. The way to speed up DTL is to add an across intermediate resistor is \_\_\_\_\_  
 a) Small "speed-up" capacitor b) Large "speed-up" capacitor  
 c) Small "speed-up" transistor d) Large "speed-up" transistor
8. The process to avoid saturating the switching transistor is performed by \_\_\_\_\_  
 a) Baker clamp b) James R. Biard c) Chris Brown d) Totem-Pole
9. A major advantage of DTL over the earlier resistor-transistor logic is the \_\_\_\_\_



- a) Increased fan out b) Increased fan in c) Decreased fan out d) Decreased fan in  
10. To increase fan-out of the gate in DTL \_\_\_\_\_  
a) An additional capacitor may be used b) An additional resistor may be used  
c) An additional transistor and diode may be used d) Only an additional diode may be used--

### XIII. WEBSITES:

1. [www.asic-world.com](http://www.asic-world.com)
2. [www.nptel.ac.in](http://www.nptel.ac.in)
3. [www.learnabout-electronics.org](http://www.learnabout-electronics.org)

### XIV. MOOCs SWAYAM NPTEL COURSE AS DIGITAL CIRCUITS

([onlinecourses.nptel.ac.in/noc18\\_ee33](http://onlinecourses.nptel.ac.in/noc18_ee33)) – 12 week course.

### XV. JOURNALS:

#### INTERNATIONAL

1. International journal of Analog and Digital Electronics
2. International journal of Digital Electronics
3. International journal of Electronic Security and Digital Forensics

### XVI. CASE STUDIES / SMALL PROJECTS:

1. Digital Fan speed regulator
2. Traffic controller
3. Adaptive lighting system for automobiles
4. Automatic LED emergency light.